

Combinational Circuits

Presented by: Mr Akshay Kumar
Associate Professor, SOCIS, IGNOU

For
MCA/BCA/PGDCA Students of IGNOU



Reference Material of IGNOU

Block 1 Unit 3
of
MCS-012



gnou THE PEOPLE'S Outline of Presentation UNIVERSITY

- Logic Gates
- Combinational Circuits
- Introduction to Circuit Design K-Maps
- Drawing Circuits
- ADDER circuit



ignou The Basic Logic Gates THE PEOPLE'S UNIVERSITY

Name	Graphic Symbol	Algebraic function	Tru	th Table
NOT	A — F	F≃Ā or F=A	0 1	1 0
AND	A	F=A.B or F = AB	A 0 0 1	B F 0 0 1 0 0 0 1 1
OR	$A \longrightarrow F$	F= A + B	A 0 0 1	B F 0 0 1 1 0 1 1 1



Logic Gates

NAND

$$A \longrightarrow F$$

NOR

$$\stackrel{A}{=}$$
 $\stackrel{\frown}{=}$ $\stackrel{F}{=}$

Exclusive-OR

(XOR)

$$A \longrightarrow F$$

$$F = \overline{A.B}$$

$$F = \overline{A + B}$$

$$F = A \overline{B} + \overline{A} B$$

 $F = A \oplus B$

A	В	F
0	0	1
0	1	1
1	0	1
- 22	12 0	_

<u>A</u>	В	F
0	0	1
0	1	0
	0	0
1	1	0

A	В	F
0	-0	0
0	1	I
1	0	1
		0



Combinational Circuits

- Used to design basic functional units of a computer
- Gates are interconnected to produce a desired output from its input
- Can be expressed by a truth table or a Boolean function



Combinational Circuit Design Issues

- The depth, number of gates in a sequence, should not exceed a specific level.
 - Reason: The output should be obtained with change in Input
- Fan in, i.e. number of input lines to ONE gate, and Fan out, i.e. number of gates to which output of ONE gate is fed, are limited by the power constraints.



Canonical and Standard Forms

Sum of Products (SOP)

- Minterm: Is a term of SOP expression, such that every variable of function is a part of the term in true or complement form.
- In F (A, B, C) = (A'. B.C') + (A . B') ONLY
 A'.B.C' is minterm.
- the term A'.B.C' will be one only if A' = 1
 (A=0), B = 1 and C' = 1 (C=0), for any other
 combination of values of A, B, C the
 minterm A'.B.C' will have 0 value.



Canonical and Standard Forms

Product of Sums (POS)

- Maxterm: is a term of POS expression, such that every variable of function is a part of term in true or complemented form.
- In F (A, B, C) = (A + B' + C). (A+B') maxterm is (A + B' +C).
- The maxterm A+B'+C will has 0 value only for A = 0, B' = 0 (or B=1) and C = 0 for all other combination of values of A, B, C it will have a value 1.

MCS012



Introduction to Circuit Design

- Algebraic Simplification
- Karnaugh Maps
- Quine McCluskey Method

We will use Kanaugh Maps to show the process of Design.



Problem 1

 Assume that you are asked to design a circuit that accepts four bits as input and generates an output 1 if the input is an Even Number; else produces an output 0.



ignou THE PEOPLE'S Step 1: The Truth Table

Decimal	A	В	C	D	Output
0	0	0	0	0	Q.
	0	0	0		0
2	0	0		0	
3	0	0			0
4	0		0	0	
5	0		0		0
6	0	1	1	0	1
7	0				0



ignou THE PEOPLE'S Step 1: The Truth Table

Decimal	A	В	C	D	Output
8		0	0	0	
9		0	0		0
10		0		0	
11		0			Q.
12			0	0	
13			0		0
14	1	1		0	1
15					0



The K-map for Even Numbers

\CD AB \	00	01	11	10
00	0	1	3	2 1
01	4 1	5	7	6 1
11	12 1	13	15	14 1
10	8 1	9	11	10 1



\CD AB \	00	01	11	10
00	0	1	3	2 1
01	4 1	5	7	6 1
11	12 1	13	15	14 1
10	8 1	9	11	10 1



\CD AB \	00	01	11	10
00	0	1	3	2 1
01	4 1	5	7	6 1
11	12 1	13	15	14 1
10	8 1	9	11	10 1



\CD AB \	00	01	11	10
00	0	1	3	2 1
01	4 1	5	7	6 1
11	12 1	13	15	14 1
10	8 1	9	11	10 1



\CD AB \	00	01	11	10
00	0	1	3	2 1
01	4 1	5	7	6 1
11	12 1	13	15	14 1
10	8 1	9	11	10 1



Problem 2

 Assume that you are asked to design a circuit that accepts four bits as input and generates an output 1 if the input is a Prime Number; else produces an output 0.



ignou THE PEOPLE'S Step 1: The Truth Table

Decimal	A	B	C	D	Output
0	0	0	0	0	0
	0	0	0		0
2	0	0		0	
3	0	0			
4	0		0	0	0
5	0		0		1
6	0			0	0
7	0				



ignou THE PEOPLE'S Step 1: The Truth Table

Decimal	A	В	C	D	Output
8		0	0	0	0
9		0	0		0
10		0		0	0
11	115	0			
12			0	0	0
13			0		1
14		1	1	0	0
15. L					0



The K-map for Prime Numbers

\CD AB \	00	01	11	10
00	0	1	3 1	2 1
01	4	5 1	7 1	6
11	12	13 1	15	14
10	8	9	11 1	10



ignou Adjacency 1 & 2: THE PEOPLE'S A'B'C + BC'D

\CD AB \	00	01	11	10
00	0	1	3 1	2 1
01	4	5 1	7 1	6
11	12	13 1	15	14
10	8	9	11 1	10



ignou Adjacency 3 and 4: THE PEOPLE'S A'CD + B'C A'CD + B'CD

\CD AB \	00	01	11	10
00	0	1	3 1	2 1
01	4	5 1	7 1	6
11	12	13 1	15	14
10	8	9	11 1	10



ignou F=A'B'C + BC'D + THE PEOPLE'S UNIVERSITY A'CD + B' A'CD + B'CD

\CD AB \	00	01	11	10
00	0	1	3 1	2 1
01	4	5 1	7 1	6
11	12	13 1	15	14
10	8	9	11 1	10

MCS012




The K-map for Prime ignou The K-map for Prime THE PEOPLE'S Numbers — Upto Value 9

\CD AB \	00	01	11	10
00	0	1	3 1	2 1
01	4	5 1	7 1	6
11	12 X	13 X	15 X	14 X
10	8	9	11 X	10 X

F = BD +Use of DONOT CARE condition





Drawing Circuits





GNOU Functionally Complete Set of HE PEOPLE'S Gates: NAND





AND
$$(F = AB) \stackrel{A}{B} = (NOT)$$




$F(A,B,C) = \Sigma(1,2,3,4,5,7)$

A \	00	01	11	10
0	0	1 1	3 1	2 1
1	4 1	5 1	7 1	6

- F= C + A B' + A' B
- F= [(C + AB' + A'B)']'
- F= [C'. (AB')'. (A'B)']' DeMorgan's Law (A+B)' = A'.B'
- F== NAND of (NAND C; NAND AB'; NAND A'B);



- F= C + A B' + A' B
- F== NAND of (NAND C; NAND AB'; NAND A'B);



(b) Logic circuit using NAND only



ignou Half Adder: THE PEOPLE'S Adding Adding two bits


Truth table: (Draw 2 K-maps 1 each for Sum bit and Carry bit respectively)

Decimal	A	В	Sum	Carry
	0		bit	bit
	0	1	1 1	0
2		0	11.	0
3			0	



ignou THE PEOPLE'S Half Adder Circuit UNIVERSITY

C=AB and S = AB' + A'B





ignou Full Adder: THE PEOPLE'S Adding **Adding three bits**

Decimal	A	В	Carry	Sum Carry
			in	bit bit
0	0	0	0	0 - 0
	0	0	1	1 0
2	0	1	0	1
3	0		1	0 1
4		0	0	
5		0		
6		1	0	0
7		1 1		



K-Map for Full Adder

A \	00	01	11	10
0	0	1 1	3	2 1
1	4 1	5	7 1	6

Sum=A'B'C+A'BC'+AB'C'+ABC

A \	00	01	11	10
0	0	1	3 1	2
1	4	5 1	7 1	6 1


Carry = BC+AC+AB




gnou Full Address Circuit

Sum=A'B'C+A'BC'+AB'C'+ABC

 $\overline{Carry} = \overline{BC + AC + AB}$








ignou THE PEOPLE'S Adder-Subtractor Circuit

 $A_3 A_2 A_1 A_0$ 1010 M=0 $B_3 B_2 B_1 B_0$ 0101 Cin =0 $A_3 A_2 A_1 A_0$ 1010 M=1 input($B_3 B_2 B_1 B_0$) 1010 Cin =1





gnou Check Your Progress

 Study and draw all the circuits of the Block 1 Unit 3 and solve all the problems given in your Block.